TABLE OF CONTENTS

1. INTRODUCTION

	1.1. PREFACE	
	1.2. KEY FEATURES 1-1	
	1.3. PERFORMANCE LIST 1-3	
	1.4. BLOCK DIAGRAM 1-4	
	1.5. INTRODUCE THE PCI - BUS 1-5	
	1.6. FEATURES	
	1.7. What is AGP 1-6	
2.	SPECIFICATION	
	2.1. HARDWARE	
	2.2. SOFTWARE	
	2.3. ENVIRONMENT	
3.	HARDWARE INSTALLATION	
3.	HARDWARE INSTALLATION 3.1. UNPACKING 3-1	
3.		
3.	3.1. UNPACKING	
3.	3.1. UNPACKING	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-2	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-23.4. SRAM INSTALLATION DRAM INSTALLATION3-4	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-23.4. SRAM INSTALLATION DRAM INSTALLATION3-43.5. DRAM INSTALLATION3-5	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-23.4. SRAM INSTALLATION DRAM INSTALLATION3-43.5. DRAM INSTALLATION3-53.6. CPU INSTALLATION AND JUMPERS SETUP3-5	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-23.4. SRAM INSTALLATION DRAM INSTALLATION3-43.5. DRAM INSTALLATION3-53.6. CPU INSTALLATION AND JUMPERS SETUP3-53.7. CMOS RTC & ISA CFG CMOS SRAM3-7	
3.	3.1. UNPACKING3-13.2. MAINBOARD LAYOUT3-23.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS3-23.4. SRAM INSTALLATION DRAM INSTALLATION3-43.5. DRAM INSTALLATION3-53.6. CPU INSTALLATION AND JUMPERS SETUP3-53.7. CMOS RTC & ISA CFG CMOS SRAM3-73.8. SPEAKER CONNECTOR INSTALLATION3-8	

1

	3.11. GREEN FUNCTION INSTALLATION	3-8
	3.12. PERIPHERAL DEVICE INSTALLATION	3-8
4.	BIOS CONFIGURATION	
	4.1. ENTERING SETUP	4-1
	4.2. CONTROL KEYS	4-2
	4.3. GETTING HELP	4-3
	4.3.1. Main Menu	4-3
	4.3.2. Status Page Setup Menu / Option Page Setup Menu	4-3
	4.4. THE MAIN MENU	4-3
	4.5. STANDARD CMOS SETUP MENU	4-5
	4.6. BIOS FEATURES SETUP	4-10
	4.7. CHIPSET FEATURES SETUP	4-14
	4.8. POWER MANAGEMENT SETUP	4-17
	4.9. PNP/PCI CONFIGURATION	4-21
	4.10. LOAD BIOS DEFAULTS	4-25
	4.11. LOAD SETUP DEFAULTS	4-26
	4.12. INTEGRATED PERIPHERALS	4-27
	4.13. SUPERVISOR / USER PASSWORD	4-33
	4.14. IDE HDD AUTO DETECTION	4-34
	4.15. SAVE & EXIT SETUP	4-35
	4.16. EXIT WITHOUT SAVING	4-36
	A.Trobuleshooting	5-1

1. INTRODUCTION

1.1. PREFACE

Welcome to use the **5AX** motherboard. The motherboard is a Pipeline 512 KB CACHE Pentium[®] Processor based PC/AT compatible system with ISA bus and PCI Local Bus, and has been designed to be the fastest PC / AT system. There are some new features allow you to operate the system with the performance you want.

This manual also explains how to install the motherboard for operation, and how to set up your CMOS CONFIGURATION with BIOS SETUP program.

1.2. KEY FEATURES

- Pentium[®] Processor based PC / AT compatible mainboard with PCI / ISA / AGP Bus.
- □ 4 PCI Bus slots, 3 ISA Bus slots, 1 AGP slot.
- □ Supports :

Pentium [®] Processor	:100-200 MHz; P54CT (166); MMX (166 / 200 / 233), P54CTB (166 / 200)
• AMD	:K5-(PR133 / PR166); K6-(166 / 200(2.9V) /233(3.2V)/266/300(2.2V); K6-2(266/300/333 (95*3.5)(2.2V))

- Cyrix/IBM :6x86(133(PR166+));6x86L(133PR166+(2.8V)) ; 6x86MX (PR200 (66x2.5(2.9V) / (75x2(2.9V) / PR233 (66x3(2.9V) / (75x2.5 2.9V)) / PR266 (66x3.5 2.9V) (75x3 2.9V) (83x2.5 2.9V)); M ¢ \$PR300(66x3.5 2.9V)
- IDT :C6-(200; 225; 266)
- □ Supports true 64 bits CACHE and DRAM access mode.
- □ Supports 321 Pins (Socket 7) ZIF white socket on board.
- □ Supports 512 KB Pipeline Burst Sync. 2nd Level Cache.

INTRODUCTION

- CPU L1 / L2 Write-Back cache operation.
- □ Supports 8 768 MB DRAM memory on board.
- □ Supports 3*168 pin 64/72 Bit DIMM module.
- □ Supports 2-channel Enhanced PCI IDE ports for 4 IDE Devices.
- □ Supports 2*COM (16550), 1*LPT (EPP / ECP), 1*1.44MB Floppy port.
- □ Supports Green function, Plug & Play function.
- □ Licensed AWARD BIOS, FLASH RAM for BIOS update.
- □ 30.5cm*17cm, ATX Form factor.
- □ Supports USB port & PS/2 Mouse and K/B port.
- □ Supports Keyboard Power On/Off.
- □ Supports 3 steps ACPI LED.

1.3. PERFORMANCE LIST

The following list of performance data is the testing results of some popular benchmark testing programs.

These data are just referred by users, and there is no responsibility for different testing data values gotten by users. (The different Hardware & Software configuration will result in different benchmark testing results.)

- CPU
 Pentium[®] Processor MMX-233 MHz , Cyrix 6x86M2-PR300 , AMD K6-2 300
- DRAM (128 × 1) MB SDRAM (LGS GM72N66841CT7J)
- CACHE SIZE 512 KB
- DISPLAY GA-600 (4MB SGRAM)
- STORAGE Onboard IDE (IBM DHEA-36451)
- O.S. Windows® NT 4.0
- DRIVER Display Driver at 1024 x 768 x 256 colors x 75Hz.

r

Processor	Intel-MMX 233MHz (66x3.5)	AMD K6-2 300 (100x3)	Cyrix M-2 PR300 (66x3.5)
Winbench98 CPU mark32	467	756	478
FPU Winmark	912	979	534
Business Disk	1760	1840	1820
Hi-End Disk	4160	4550	4450
Business Graphics	105	153	139
Hi-End Graphics	109	156	150
Winstone98 Business	22.5	29.1	25.9
Hi-End	23.8	29.6	26.7

1.4. BLOCK DIAGRAM



1.5. INTRODUCE THE PCI - BUS

Connecting devices to a CPU local bus can dramatically increase the speed of I/O-bound peripherals with only a slight increase in cost over traditional systems.

This price / Performance point has created a vast market potential for local bus products.

The main barrier to this market has been the lack of an accepted standard for local bus peripherals.

Many mainboard and chipset manufactures developed their own local bus implementations, but they are incompatible with each other.

The VL (Video Electronics Standards Association) local bus and PCI (Peripheral Component Interconnect) bus specification was created to end this confusion.

The PCI - bus standard, under development since Jun. 1992, which is designed to bring workstation-level performance to standard PC platform. The PCI - bus removes many of the bottlenecks that have hampered PC for several years.

On the PCI - bus, peripherals operate at the native speed of the computer system, thus enabling data transfer between peripherals and the system at maximum speed.

This performance is critical for bandwidth-constrained devices such as video, multimedia, mass storage, and networking adapters.

PCI - bus standard provides end-users with a low-cost, extendible and portable local bus design, which will allow system and peripherals from different manufactures to work together.

1.6. FEATURES

- □ 32 bits bus transfer mode.
- Bus Master or Slave access.
- □ Memory burst transfer to 132 MB/sec.
- □ 33 MHz operation speed.
- □ 10 device loading ability.
- CPU independent.

1.7. What is AGP

The Accelerated Graphics Port (AGP) is a new port on the Host-To-PCI bridge device that supports an AGP port. The main purpose of the AGP port is to provide fast access to system memory.

The AGP port can be used either as fast PCI port (32-bits at 66MHz vs. 32bits at 33MHz) or as an AGP port which supports 2x data-rate, a read queue, and side band addressing. When the 2x-data rate is used the port can transmit data at 533Mb/sec (66.6*2*4). The read-queue can be used to pipeline reads – removing the effects of the reads-latency. Side band addressing can be used to transmit the data address on a separate line in order to further speed the transaction.

2. SPECIFICATION

2.1. HARDWARE

• CPU	 Pentium[®] Processor 100 - 200 MHz, MMX, P54CT, P54CTB, AMDK5(PR133 / PR166), AMD-K6 (166 / 200 (2.9V) / 233 (3.2V) / 266 (2.2V) / 300 (2.2V)), AMD-K6-2 (266 / 300 /333 (95*3.5)(2.2V))), Cyrix / IBM 6x86 (PR166+ / PR200+), Cyrix / IBM 6x86L (PR166+/ PR200+(2.8V)), Cyrix / IBM 6x86MX (PR200 (66x2.5 2.9V) (75x2 2.9V) / PR233 (66x3 2.9V) (75x2.5 2.9V) (83x2) / PR266 (66x3.5) (75x3) (83x2.5), Cyrix M¢ (300(2.9V)), IDT C6-(200, 225, 266) 321 pins (socket 7) ZIF white socket on board. 3.52V / 2.0V-3.5V Dual Power Ready.
• COPROCESSOR	 Included in processor.
• SPEED	– 66 / 75 / 83 / 95 /100MHz system speed.
	– 66 MHz AGP-Bus speed.
	– 33 MHz PCI-Bus speed.
	– 8 MHz AT bus speed.
• DRAM MEMORY	– 3 banks 168 pins DIMM module socket on board.
	– Use 8 / 16 / 32 / 64 / 128 / 256 MB 50~60 ns DIMM module DRAM.
	– 8 ~ 768 MB DRAM size.
	– Supports 3.3V SDRAM / EDO type DRAM.
	 Supports ECC or Non-ECC type DRAM.
• CACHE MEMORY	– 16 / 24 / 32 / 64KB L1cache included in CPU.
	– 512 KB 2 nd Level cache on board.
	 Supports Write Back cache function for both CPU & on board cache.
• I/O BUS SLOTS	– 4 xMaster / Slave PCI-BUS Slots.
	– 3 x16 bits ISA BUS Slots.
	– 1 xAGP Slot.

• IDE PORTS	 2-channel Enhanced IDE port on board.(Using IRQ14,15)
	– Supports Mode 3,4 IDE & ATAPI CD – ROM.
• I/O PORTS	 Supports 2 x16550 COM ports. (Using IRQ4, 3)
	 Supports 1 x EPP/ECP LPT port. (Using IRQ7 or 5 and DMA3 or 1)
	 Supports 1 x 1.44/2.88 MB Floppy port. (Using DMA2 & IRQ6)
	 Supports PS/2 Mouse. (Using IRQ12)
• GREEN FUNCTION	 Suspend mode support.
	– Green switch & ACPI LED support.
	– IDE & Display power down support.
	– Monitor all IRQ / DMA / Display / I/O events.
• BIOS	– 1Mbit FLASH RAM.
	 Supports Plug & Play Function.
 DIMENSION 	– ATX Form Factor, 4 layers PCB.
2.2. SOFTWARE	
• BIOS	- Licensed AWARD BIOS.
	 AT CMOS Setup, BIOS / Chipset Setup, Green Setup, Hard Disk Utility included.
• O.S.	- Operation with MS-DOS [®] , Windows [®] 95,
	WINDOWS™ NT, OS/2, NOVELL and SCO UNIX.

2.3. ENVIRONMENT

 Ambient Temp. 	 – 0°C to +50°C (Operating).

- Relative Hum. 0
- 0 to +85% (Operating).0 to 10,000 feet (Operating).
- Altitude Vibration
- 0 to 1,000 Hz.
- Electricity
- 4.9 V to 5.2 V.
- Max. 20A current at 5V.

3. HARDWARE INSTALLATION

3.1. UNPACKING

The mainboard package should contain the following:

- The 5AX mainboard.
- USER'S MANUAL for mainboard.
- Cable set for IDE ; BFloppy.
- Diskette for Mainboard Utility.

The mainboard contains sensitive electric components which can be easily damaged by static electricity, so the mainboard should be left in its original packing until it is installed.

Unpacking and installation should be done on a grounded anti-static mat.

The operator should be wearing an anti static wristband, grounded at the same point as the anti-static mat.

Inspect the mainboard carton for obvious damage. Shipping and handling may cause damage to your board. Be sure there are no shipping and handling damage on the board before proceeding.

After opening the mainboard carton, extract the system board and place it only on a grounded anti-static surface component side up. Again inspect the board for damage.

Press down on all of the socket IC's to make sure that they are properly seated. Do this only on with the board placed on a firm flat surface.

● DO NOT APPLY POWER TO THE BOARD IF IT HAS BEEN DAMAGED.

It is assumed that the chassis is designed for a standard ATX mainboard mounting. Place the chassis on the anti-static mat and remove the cover.

Take the plastic clips, Nylon stand-off and screws for mounting the system board, and keep them separate.

3.2. MAINBOARD LAYOUT



≺Figure 3.1≻

3.3. QUICK REFERENCE FOR JUMPERS & CONNECTORS

I/O Port Connectors		
IDE 1	For Primary IDE port.	
IDE 2	For Secondary IDE port.	
FLOPPY	For Floppy port.	
USB	For USB port.	
COM B	For Serial port2 (COM B){Support Modem Ring On}.	
COM A	For Serial port1 (COM A).	
LPT	For LPT port.	
PS/2	For PS/2 Mouse & Keyboard Connector.	
ATX PWR	For ATX Power Connector.	

5AX

JP6: 2*11 PIN Jumper



PWR: Soft Power Connector



On – Off : For POWER ON or Suspend IN / OUT. On 4 sec : For POWER OFF before VGA Enable or CMOS setup select "delay 4sec." for POWER OFF mode.

RES: Reset Switch



Open: Normal Operation Short: For Hardware Reset System

LED: Power LED



SPKR: Speaker Connector



PIN 1: VCC PIN 2: NC PIN 3: NC PIN 4: Data

HD: IDE Hard Disk Active LED



PIN 1: LED anode (+) PIN 2: LED cathode (-)

GN: Green Switch



Open: Normal operation Short: Entering Green Mode

GD: Green Function Active LED



PIN 1: LED athode (+) PIN 2: LED cathode (-)

♦ JP5: Wake on Lan		
Pin No.	Function	
1	+5V SB	
2	GND	
3	Signal	

FAN: CPU cooling FAN Power Connector		
Pin No. Function		
1	GND.	
2	+12V	
3	SENSE	

◆ JP3: Keyboard Power On/Off Connector		
Pin No.	Function	
1,2 Close	Enabled Keyboard power on/off.	
2,3 Close	Disabled Keyboard power on/off.	

3.4. SRAM INSTALLATION

Sync. SRAM (Pipeline Burst SRAM)

If Sync SRAM Chip is installed, it consists of Pipeline Burst 1 Pc 64 K x 64 512KByte.

3.5. DRAM INSTALLATION

The mainboard can be installed with 8 / 16 / 32 / 64 / 128 / 256 MB 168 pins DIMM module DRAM, and the DRAM speed must be 67~100 MHz for SDRAM. The DRAM memory system on mainboard consists of bank 0, 1 & bank 2.

Because the 168 pins DIMM module is 64 bits width, using 1 PCS which can match a 64 bits system. The total memory size is 8 MB \sim 768 MB DRAM. The DRAM installation position refer to Figure 3.1, and notice the Pin 1 of DIMM module must match with the Pin 1 of DIMM socket. Insert the DRAM DIMM module into the DIMM socket at Vertical angle. If there is a wrong direction of Pin 1, the DRAM DIMM module couldn't be inserted into socket completely.

3.6. CPU INSTALLATION AND JUMPERS SETUP

The system speed depends on the frequency of CLOCK GENERATOR. The user can change SW selection to set up the system speed to 66 / 75 / 83 / 95 / 100MHz for 3.3V/2.5V Pentium[®] Processor (100-200 MHz) / AMDK5(PR133 / PR166) / AMD-K6(166/200(2.9V)/233(3.2V)/266/300(2.2V)) / AMD-K6-2(266/300/333(95*3.5)(2.2V)), Cyrix / IBM 6x86 (PR166+/ PR200+), Cyrix / IBM 6x86L (PR166+/PR200+ (2.8V)), Cyrix / IBM 6x86MX (PR200 (66x2.5 2.9V) (75x2 2.9V)/ PR233 (66x3 2.9V) (75x2.5 2.9V) / PR266 (66x3.5 2.9V) (75x3 2.9V) (83x2.5 2.9V)), Cyrix M c \P R300 (66*3.5 2.9V); IDT C6-200(66*3) / 225(75*3) / 266(66*4).

The mainboard can use Pentium[®] Processor, P54CT, MMX or P54CTB, AMDK5, AMD-K6, AMD-K6-2, Cyrix / IBM 6x86, Cyrix MC ,^oIDT C6 CPU, and the CPU speed must match with the frequency of CLOCK GEN. It will cause system hanging up if the CLOCK GEN.'S frequency is faster than CPU's.

- The CPU is a sensitive electric component and it can be easily damaged by static electricity, so users must keep it away from metal surface when the CPU is installed onto mainboard.
- When the user installs the CPU on socket, please notice that the PIN 1 of CPU is in the same corner as the PIN 1 of socket!

• Before the CPU is installed, the mainboard must be placed on a flat plane in order to avoid being broken by the pressure of CPU installation.

SW: CPU INT./ EXT. FREQ. RATIO

0	ON
Х	OFF

SW	2	3	8
x 1.5	Х	Х	Х
x 2	0	Х	Х
x 2.5	0	0	Х
х З	Х	0	Х
x 3.5	Х	Х	Х
x 4	0	Х	0
x 4.5	0	0	0
x 5	Х	0	0
x 5.5	Х	Х	0

4	5	6	7
Х	Х	Х	0
Х	Х	Х	Х
Х	Х	0	Х
Х	0	Х	Х
Х	0	0	Х
0	Х	Х	Х
0	Х	0	Х
0	0	Х	Х
0	0	0	Х
Х	Х	Х	0
Х	Х	0	0
Х	0	Х	0
Х	0	0	0
0	Х	Х	0
0	Х	0	0
0	0	Х	0
0	0	0	0
	X X X X X X 0 0 0 0 0 0 0 X X X X X X 0	X X X X X X X O X O X O X O X O O X O O O O O O O O X X X X X O O X X O O X O X O X O X O X O X O O	X X X X X X X X X X X O X O X X O X X O X X O X X O O O X O O O X O O O X X O Q O O X X O X O X X O O X O O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X O Q X Q

CPU	AGP	SW1	JP7	JP8	JP9
100	66	OFF	1-2	1-2	2-3
95	63	ON	1-2	1-2	2-3
83	66	OFF	1-2	2-3	2-3
75	75	OFF	2-3	1-2	2-3
75	60	ON	1-2	2-3	2-3
66	66	OFF	2-3	2-3	2-3

★ Note: If Cyrix 6x86 is being used, please check the CPU Date Code after 605.

★ Note: If you want to run 75, 83 ,95 or 100MHz in your system properly, it depends on your hardware configurations: CPU, SDRAM, Cards, etc.

3.7. CMOS RTC & ISA CFG CMOS SRAM

Built-in Real Time Clock (RTC) With 256B CMOS SRAM in M5819.