B Beep and POST Codes

Beep codes are a series of beeps sent through the speaker which indicate a problem during the Power On Self Test (POST). If text appears on the video screen, the LPM30 has completed POST; any other tone from the speaker indicates something other than a POST error. These tones **are not** described in Table B-1.

The beep error codes are a series of beeps. The duration of the beep tones are constant, but the length of the pauses between the beeps varies. For example: a 1-3-3 beep code will sound like one beep, a pause; three beeps consecutively, another pause; and then three more beeps.

One beep code is often misunderstood. If a video card is not installed or is failing, the system board will generate a long-short-long-short beep code. This is often interpreted as a 1-2-1 beep code. But POST errors always vary in the length of the pause and not the duration of the beep tone.

Another way of identifying a POST error is to use a device called a POST card. This peripheral card is inserted into one of the ISA slots and has an LED (or LCD) read out showing the contents of port 80h.

The following table provides a list of all beep codes and POST routines..

Code	Beeps	POST Routine Description
02		Verify Real Mode.
04		Get CPU type.
06		Initialize system hardware.
08		Initialize chipset registers with initial POST values.
09		Get in POST Reg.
0A		Initialize CPU registers.
0C		Initialize cache initial POST values.
OE		Initialize I/O.
OF		Initialize the localbus IDE.
10		Initialize Power Management.
11		Load alternate registers with initial POST values.
12		Jump to UserPatch0.
14		Initialize keyboard controller.
16	2-2-3	BIOS ROM checksum.
18		8254 timer initialization.
1A		8237 DMA controller initialization.
1C		Reset Programmable Interrupt Controller.
20	3-1-1	Test DRAM refresh.
22	3-1-3	Test 8742 Keyboard Controller.
24		Set ES segment register to 4 GB.
28		Autosize DRAM.
2A		Clear 512K base RAM.
2C	3-4-1	Test 512K base address lines.
2E	3-4-3	Test 512K base memory.
32		Test CPU bus-clock frequency.
34		Test CMOS RAM.
35		Initialize alternate chipset registers.
37		Reinitialize the chipset (MB only).
38		Shadow system BIOS ROM.
39		Reinitialize the cache (MB only).
3A		Autosize cache.
3C		Configure advanced chipset registers.
3D		Load alternate registers with CMOS values.
40		Set initial CPU speed.
42		Initialize interrupt vectors.
44		Initialize BIOS interrupts.
46	2-1-2-3	Check ROM copyright notice.
47		Initialize manager for PCI Option ROMs.
48		Check video configuration against CMOS.
49		Initialize PCI bus and devices.

Code	Beeps	POST Routine Description
4A		Initialize all video adapters in system.
4C		Shadow video BIOS ROM.
4E		Display copyright notice.
50		Display CPU type and speed.
51		Initialize EISA board.
52		Test keyboard.
54		Set key click if enabled.
56		Enable keyboard.
58	2-2-3-1	Test for unexpected interrupts.
5A		Display prompt “Press F2 to enter SETUP”.
5C		Test RAM between 512 and 640k.
60		Test extended memory.
62		Test extended memory address lines.
64		Jump to UserPatch1.
66		Configure advanced cache registers.
68		Enable external and CPU caches.
6A		Display external cache size.
6C		Display shadow message.
6E		Display non-disposable segments.
70		Display error messages.
72		Check for configuration errors.
74		Test real-time clock.
76		Check for keyboard errors.
7C		Set up hardware interrupt vectors.
7E		Test coprocessor if present.
80		Disable onboard I/O ports.
82		Detect and install external RS232 ports.
84		Detect and install external parallel ports.
86		Re-initialize on-board I/O ports.
88		Initialize BIOSData Area.
8A		Initialize Extended BIOS Data Area.
8C		Initialize floppy controller.
90		Initialize hard-disk controller.
91		Initialize localbus hard-disk controller.
92		Jump to UserPatch2.
93		Build MPTABLE for multi-processor boards.
94		Disable A20 address line.
96		Clear huge ES segment register.
98		Search for option ROMs.
9A		Shadow option ROMs.

Code	Beeps	POST Routine Description
9C		Set up Power Management.
9E		Enable hardware interrupts.
A0		Set time of day.
A2		Check key lock.
A4		Initialize typematic rate.
A8		Erase F2 prompt.
AA		Scan for F2 keystroke.
AC		Enter SETUP.
AE		Clear in-POST flag.
B0		Check for errors.
B2		POST done - prepare to boot operating system.
B4		One beep.
B6		Check password (optional).
B8		Clear global descriptor table.
BC		Clear parity checkers.
BE		Clear screen (optional).
BF		Check virus and backup reminders.
C0		Try to boot with INT 19.
D0		Interrupt handler error.
D2		Unknown interrupt error.
D4		Pending Interrupt.
D6		Initialize option ROM error.
D8		Shutdown error.
DA		Extended Block Move.
DC		Shutdown 10 error.
		The following are for boot block in Flash ROM:
E2		Initialize the chipset.
E3		Initialize refresh counter.
E4		Check for Forced Flash.
E5		Check HW status of ROM.
E6		BIOS ROM is OK.
E7		Do a complete RAM test.
E8		Do OEM initialization.
E9		Initialize interrupt controller.
EA		Read in the bootstrap code.
EB		Initialize all vectors.
EC		Boot the Flash program.
ED		Initialize the boot device.
EE		Boot code was read OK.

Click here to continue to the next chapter.....