| Award Home Page |
| Return to Documentation Page |
| Power Management Setup|
| PnP/PCI Setup |
| Integrated Peripherals Setup |
| Bottom of Page |


Natoma Chipset Features

ADVANCED OPTIONS. The parameters in this screen are for system designers, service personnel, and technically competent users only. Do not reset these values unless you understand the consequences of your changes.

A table at the end of this section shows values and defaults for all fields.

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.


Auto Configuration

Auto Configuration selects predetermined optimal values of chipset parameters. When Disabled, chipset parameters revert to setup information stored in CMOS. Many fields in this screen are not available when Auto Configuration is Enabled.


DRAM Speed Selection

The value in this field must correspond to the speed of the DRAM installed in your system. DO NOT change the default setting of this field, as determined by the system board manufacturer for the installed DRAM. This value is access speed, so a lower value means a faster system.


DRAM RAS# Precharge Time

The precharge time is the number of cycles it takes for the RAS to accumulate its charge before DRAM refresh. If insufficient time is allowed, refresh may be incomplete and the DRAM may fail to retain data.


MA Additional Wait State

Selecting Enabled inserts an additional wait state before the beginning of a memory read. The setting of this parameter depends on the board design. Do not change from the manufacturer's default unless you are getting memory addressing errors.


RAS# to CAS# Delay

This field lets you insert a timing delay between the CAS and RAS strobe signals, used when DRAM is written to, read from, or refreshed. Disabled gives faster performance; and Enabled gives more stable performance.

DRAM Read Burst (B/E/F)

Set the timing for burst-mode reads from DRAM. The lower the timing numbers, the faster the system addresses memory.


DRAM Write Burst (B/E/F)

Set the timing for burst-mode writes from DRAM. The lower the timing numbers, the faster the system addresses memory.


ISA Bus Clock

Set the speed of the ISA bus here. The settings are tied to the speed of the PCI bus. If the PCI bus operates at 33 MHz, a setting of PCICLK/4 (default) would yield an ISA bus speed of approximately 8 MHz, the standard speed of the ISA bus. While most devices operate at higher ISA bus speeds, try a slower bus speed if your ISA device does not function properly at a high bus speed.


DRAM Refresh Queue

Enabled permits queuing up to four DRAM refresh requests, so DRAM can refresh at optimal times. Disabled makes all refreshes priority requests. Installed DRAM must support this feature; most do.


DRAM RAS Only Refresh

An alternate to CAS-before-RAS refresh. Leave Disabled unless your DRAM requires this older method of refresh generation.


ECC Checking/Generation

Select Enabled when ECC (error-correcting code) SIMMs are installed on your system board in all rows.


Fast DRAM Refresh

The cache DRAM controller offers two refresh modes, Normal and Hidden. In both modes, CAS takes place before RAS but the Normal mode requires a CPU cycle for each. On the other hand, a cycle is eliminated by "hiding" the CAS refresh in Hidden mode. Not only is the Hidden mode faster and more efficient, but it also allows the CPU to maintain the status of the cache even if the system goes into a power management "suspend" mode.


Read-Around-Write

DRAM optimization feature: If a memory read is addressed to a location whose latest write is being held in a buffer before being written to memory, the read is satisfied through the buffer contents, and the read is not sent to the DRAM.


PCI Burst Write Combine

When this option is Enabled, the chipset assembles long PCI bursts from the data held in these buffers.


PCI-To-DRAM Pipeline

DRAM optimization feature: If Enabled, full PCI-to-DRAM write pipelining is enabled. Buffers in the chipset store data written from the PCI bus to memory. When Disabled, PCI writes to DRAM are limited to a single transfer per write cycle.


CPU-To-PCI Write Post

When this field is Enabled, writes from the CPU to the PCI bus are buffered, to compensate for the speed differences between the CPU and the PCI bus. When Disabled, the writes are not buffered and the CPU must wait until the write is complete before starting another write cycle.


CPU-To-PCI IDE Posting

Select Enabled to post write cycles from the CPU to the PCI IDE interface. IDE accesses are posted in the CPU to PCI buffers, for cycle optimization.


System BIOS Cacheable

Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in better system performance. However, if any program writes to this memory area, a system error may result.


Video RAM Cacheable

Selecting Enabled allows caching of the video BIOS ROM at C0000h to C7FFFh, resulting in better video performance. However, if any program writes to this memory area, a system error may result.


8/16 Bit I/O Recovery Time

The I/O recovery mechanism adds bus clock cycles between PCI-originated I/O cycles to the ISA bus. This delay takes place because the PCI bus is so much faster than the ISA bus.

These two fields let you add recovery time (in bus clock cycles) for 16-bit and 8-bit I/O.


Memory Hole at 15M-16M

You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it cannot be cached. The user information of peripherals that need to use this area of system memory usually discusses their memory requirements.


Chipset Values and Defaults


Field                           Values and Defaults 

Auto Configuration 		Enabled (BIOS & Setup default)
				Disabled

DRAM Speed Selection 		70 ns (BIOS & Setup default)
				60 ns

DRAM RAS# Precharge Time 	4 (BIOS & Setup default)
				3

MA Additional Wait State 	Enabled
				Disabled (BIOS & Setup default)

RAS# to CAS# delay 		Enabled
				Disabled (BIOS & Setup default)

DRAM Read Burst (B/E/F) 	x3/4/4 (BIOS & Setup default)
				x2/3/4
				x2/2/3
				x1/2/3

DRAM Write Burst (B/E/F) 	x3/4/4 (BIOS & Setup default)
				x2/3/4
				x2/2/3
				x1/2/3

ISA Bus Clock  			PCICLK/4 (BIOS & Setup default)
				PCICLK/3

DRAM Refresh Queue 		Enabled
				Disabled (BIOS & Setup default)

DRAM RAS Only Refresh 		Enabled
				Disabled (BIOS & Setup default)

ECC Checking/Generation 	Enabled
				Disabled (BIOS & Setup default)

Fast DRAM Refresh 		Enabled
				Disabled (BIOS & Setup default)

Read-Around-Write 		Enabled
				Disabled (BIOS & Setup default)

PCI Burst Write Combine 	Enabled
				Disabled (BIOS & Setup default)

PCI-to-DRAM Pipeline 		Enabled
				Disabled (BIOS & Setup default)

CPU-to-PCI Write Post 		Enabled
				Disabled (BIOS & Setup default)

CPU-to-PCI IDE Posting 		Enabled
				Disabled (BIOS & Setup default)

System BIOS Cacheable 		Enabled
				Disabled (BIOS & Setup default)

Video RAM Cacheable 		Enabled
				Disabled (BIOS & Setup default)

8 Bit I/O Recovery Time 	1 (Setup default)
				2 (BIOS default)
				3 - 8
				NA

16 Bit I/O Recovery Time 	1 (Setup default)
				2 (BIOS default) 
				3, 4
				NA

Memory Hole At 15M-16M 		Enabled
				Disabled (BIOS & Setup default)



Natoma Power Management

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.

A table at the end of this section shows values and defaults for all fields.


Power Management

This category allows you to select the type (or degree) of power saving. See the section PM Timers for a brief description of Doze and Standby modes.

Max Saving 		Maximum power management.  Only Available for SL CPUs.  
			Inactivity periods of Doze, Standby, and Suspend modes are 1 minute each.
User Define Allows you to set each mode individually. When not disabled, each inactivity period ranges from 1 minute to 1 hour. Select time-out periods in the PM Timers section, on the following page.
Min Saving Minimum power management. Inactivity periods of Doze, Standby, and Suspend modes are 1 hour each.


PM Control by APM

If Advanced Power Management (APM) is installed on your system, selecting Yes gives better power savings.


Video Off Method

Determines the manner in which the monitor is blanked.

V/H SYNC+Blank 		System turns off vertical and horizontal synchronization
			ports and writes blanks to the video buffer. 
DPMS Supported Select this option if your monitor supports the Display Power Management Signaling (DPMS) standard of the Video Electronics Standards Association (VESA). Use the software supplied for your video subsystem to select video power management values.
Blank Screen System only writes blanks to the video buffer.

PM Timers

The following four modes are Green PC power saving functions that are user-configurable only during User Defined Power Management mode.


Doze Mode

After the selected period of system inactivity, the CPU clock runs at slower speed while all other devices still operate at full speed.


Standby Mode

After the selected period of system inactivity, the fixed disk drive and the video shut off while all other devices still operate at full speed.


Suspend Mode

After the selected period of system inactivity, all devices except the CPU shut off.


HDD Power Down

After the selected period of drive inactivity, the hard disk drive powers down while all other devices remain active.


Wake Up Events in ...

When the system is in Doze or Standby mode, you may disable activity monitoring of some common interrupt requests so they do not wake up the system.


IRQn (Wake Up Event)

The default wake-up event is keyboard activity. In the following fields, you can turn On or Off four common sources of wake-up events. For example, if you have a modem on IRQ3, you can turn On IRQ3 as a wake-up event, so an interrupt from the modem can wake up the system. Or you may wish to turn Off IRQ12 (the PS/2) mouse as a wake-up event, so accidentally brushing the mouse does not awaken the system.


Power Down ... Events

The On and Off settings of the following IRQs have the opposite effect of the settings in the previous Wake Up Events fields.


IRQn

Setting any IRQ listed below to On exempts activity of the IRQ from waking up the system or resetting its inactivity-period timer. When set to Off, activity of the IRQ resets the timer or awakens the system.

Power Down & Resume Interrupt Requests
IRQ3 (COM 2 )
IRQ4 (COM 1)
IRQ5 (LPT 2)
IRQ6 (Floppy Disk)
IRQ7 (LPT 1)
IRQ8 (RTC Alarm)
IRQ9 (IRQ2 Redir)
IRQ10 (Reserved)
IRQ11 (Reserved)
IRQ12 (PS/2 Mouse)
IRQ13 (Coprocessor)
IRQ14 (Hard Disk)
IRQ15 (Reserved)


Power Management Values and Defaults


Field                           Values and Defaults 

Power Management 		Max Saving (Setup default) 
				User Define 
				Disable (BIOS default) 
				Min Saving 

PM Control by APM 		Yes (BIOS & Setup default) 
				No 

Video Off Method 		V/H SYNC+Blank (BIOS & Setup default) 
				DPMS 
				Blank Screen 

PM Modes			1 minute - 1 hour
   Doze 			Disable (BIOS & Setup default)
   Standby 
   Suspend 

HDD Power Down			Suspend
				Disable (BIOS & Setup default)

IRQ3 (Wake-Up)			On (Setup default)
IRQ4 (Wake-Up)			Off (BIOS default)
IRQ8 (Wake-Up)
IRQ12 (Wake-Up)

IRQ3 (COM 2)			On (BIOS & Setup default)
IRQ4 (COM 1)			Off
IRQ5 (LPT 2)
IRQ6 (Floppy Disk)
IRQ7 (LPT 1)
IRQ8 (RTC Alarm)
IRQ9 (IRQ2 Redir)
IRQ10 (Reserved)
IRQ11 (Reserved)
IRQ12 (PS/2 Mouse)
IRQ13 (Coprocessor)
IRQ14 (Hard Disk)
IRQ15 (Reserved)


Natoma PnP/PCI Configuration

ADVANCED OPTIONS. The parameters in this screen are for system designers, service personnel, and technically competent users only. Do not reset these values unless you understand the consequences of your changes.

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.

A table at the end of this section shows values and defaults for all fields.


Resources Controlled By

The Award Plug and Play BIOS can automatically configure all the boot and Plug and Play-compatible devices. If you select Auto, all the interrupt request (IRQ) and DMA assignment fields disappear, as the BIOS automatically assigns them.


Reset Configuration Data

Normally, you leave this field Disabled. Select Enabled to reset Extended System Configuration Data (ESCD) when you exit Setup if you have installed a new add-on and the system reconfiguration has caused such a serious conflict that the operating system cannot boot.


IRQ n Assigned to

When resources are controlled manually, assign each system interrupt as one of the following types, depending on the type of device using the interrupt:
Legacy ISA Devices compliant with the original PC AT bus specification, requiring a specific interrupt (such as IRQ4 for serial port 1).
PCI/ISA PnP Devices compliant with the Plug and Play standard, whether designed for PCI or ISA bus architecture.


DMA n Assigned to

When resources are controlled manually, assign each system DMA channel as one of the following types, depending on the type of device using the interrupt:
Legacy ISA Devices compliant with the original PC AT bus specification, requiring a specific DMA channel
PCI/ISA PnP Devices compliant with the Plug and Play standard, whether designed for PCI or ISA bus architecture.


PCI IRQ Activated by

Leave the IRQ trigger set at Level unless the PCI device assigned to the interrupt specifies Edge-triggered interrupts.


PCI IDE IRQ Map to

This field lets you select PCI IDE IRQ mapping or PC AT (ISA) interrupts. If your system does not have one or two PCI IDE connectors on the system board, select values according to the type of IDE interface(s) installed in your system (PCI or ISA). Standard ISA interrupts for IDE channels are IRQ14 for primary and IRQ15 for secondary.
Each PCI peripheral connection is capable of activating up to four interrupts: INT# A, INT# B, INT# C and INT# D. By default, a PCI connection is assigned INT# A. Assigning INT# B has no meaning unless the peripheral device requires two interrupt services rather than just one. Because the PCI IDE interface in the chipset has two channels, it requires two interrupt services. The primary and secondary IDE INT# fields default to values appropriate for two PCI IDE channels, with the primary PCI IDE channel having a lower interrupt than the secondary.


PnP/PCI Configuration Values and Defaults


Field                           Values and Defaults 

Resources Controlled By		Auto (BIOS default)
				Manual (Setup default)

Reset Configuration Data	Enabled
				Disabled (BIOS & Setup default)

IRQ 3 assigned to		PCI/ISA PnP (BIOS default)
				Legacy ISA (Setup default)

IRQ 4 assigned to		PCI/ISA PnP (BIOS default)
				Legacy ISA (Setup default)

IRQ 5 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

IRQ 7 assigned to		PCI/ISA PnP (BIOS default)
				Legacy ISA (Setup default)

IRQ 9 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

IRQ 10 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

IRQ 11 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

IRQ 12 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

IRQ 14 assigned to		PCI/ISA PnP (BIOS default)
				Legacy ISA (Setup default)

IRQ 15 assigned to		PCI/ISA PnP (BIOS default)
				Legacy ISA (Setup default)

DMA 0 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

DMA 1 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

DMA 3 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

DMA 5 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

DMA 6 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

DMA 7 assigned to		PCI/ISA PnP (BIOS & Setup default)
				Legacy ISA

PCI IRQ Activated by		Level (BIOS & Setup default)
				Edge

PCI IDE IRQ Map To		PCI-AUTO (BIOS & Setup default)
				PCI-Slot1, 
				PCI-Slot2, 
				PCI-Slot3, 
				PCI-Slot4, 
				ISA

Primary IDE INT#		A (BIOS & Setup default) 
				B, C, D

Secondary IDE INT#		B (BIOS & Setup default) 
				C, D, A


Natoma Integrated Peripherals

NOTE: This section describes all fields offered by Award Software in this screen. Your system board designer may omit or modify some fields.

A table at the end of this section shows values and defaults for all fields.


IDE HDD Block Mode

Select Enabled only if your hard drives support block mode.


IDE PIO Modes (Primary/Secondary; Master/Slave)

The four IDE PIO (Programmed Input/Output) fields let you set a PIO mode (0-4) for each of up to four IDE devices that the internal PCI IDE interface supports. Modes 0 through 4 provide successively increased performance. In Auto mode, the system automatically determines the best mode for each device.


On-Chip PCI IDE (Primary/Secondary)

The Natoma chipset contains a PCI IDE interface with support for two IDE channels. Select Enabled to activate the primary and/or secondary IDE interface. Select Disabled to deactivate this interface, if you install a primary and/or secondary add-in IDE interface.


PCI Slot IDE 2nd Channel

Select Enabled if you install a secondary add-in IDE interface in a PCI slot.


Onboard FDC Controller

Select Enabled if your system has a floppy disk controller (FDC) installed on the system board and you wish to use it. If you install an add-in FDC or the system has no floppy drive, select Disabled in this field.


Onboard Serial Ports (1, 2)

Select a logical COM port address for the first and second serial ports. The second serial port offers these additional options:


Onboard Parallel Port

Select a logical LPT port address for the physical parallel port.


Parallel Port Mode

Select an operating mode for the onboard parallel (printer) port.

    Normal
    EPP (Extended Parallel Port)
    ECP (Extended Capabilities Port)
    ECP+EPP
    PC AT parallel port
    Bidirectional port
    Fast, buffered port
    Fast, buffered, bidirectional port

Select Normal unless you are certain your hardware and software both support EPP or ECP mode.


ECP Mode Use DMA

Select a DMA channel for the parallel port for use during ECP mode.


Integrated Peripherals Values and Defaults


Field                           Values and Defaults 

IDE HDD Block Mode		Enabled (Setup default)
Disabled (BIOS default) IDE PIO Modes Primary Master Auto (Setup default) Primary Slave Mode 0 (BIOS default) Secondary Master Mode 1 Secondary Slave Mode 2 Mode 3 Mode 4 On-Chip Primary PCI IDE Enabled (BIOS & Setup default) Disabled On-Chip Secondary PCI IDE Enabled (BIOS & Setup default) Disabled PCI Slot IDE 2nd Channel Enabled (BIOS & Setup default) Disabled Onboard FDC Controller Enabled (BIOS & Setup default) Disabled Onboard Serial Port 1 COM1/3F8 (BIOS & Setup default) COM2/2F8 COM3/3E8 COM4/2E8 Disabled Onboard Serial Port 2 COM1/3F8 COM2/2F8 (BIOS & Setup default) COM3/3E8 COM4/2E8 HPSIR ASKIR Disabled Onboard Parallel Port 378/IRQ7 (BIOS & Setup default) 278/IRQ5 3BC/IRQ7 Disabled Parallel Port Mode Normal (BIOS & Setup default) EPP ECP ECP+EPP ECP mode use DMA 1 (BIOS default) 3 (Setup default)


| Award Home Page |
| Return to Documentation Page |
| Top of Page |

Copyright © 1996, Award Software International, Inc. All rights reserved.